Single-Event Upset in Highly Scaled Commercial Silicon-on-Insulator PowerPC Microprocessors

F. Irom and F. H. Farmanesh

Abstract— Single-event upset effects from heavy ions are measured for Motorola and IBM silicon-on-insulator (SOI) microprocessors with different feature sizes, and core voltages. The results are compared with results for similar devices with bulk substrates. The cross sections of the SOI processors are lower than their bulk counterparts, but the threshold is about the same, even though the charge collections depth is more than an order of magnitude smaller in the SOI devices. The scaling of the cross section with reduction of feature size and core voltage dependence for SOI microprocessors is discussed.

***Index Terms*—Cyclotron, heavy ion, microprocessors, silicon on insulator.**

I. INTRODUCTION

SINGLE-event effects can be a significant problem for devices operating in space, particularly for microprocessors because of their complexity. Radiation tests are often required in order to allow estimates of upset rates caused by space radiation. The test results help to determine what kinds of effects are produced and how they can be detected and overcome.

In recent years there has been increased interest in the possible use of unhardened commercial microprocessors in space because they operate at higher speed, and have superior electrical performance compared to hardened processors. However, unhardened devices are susceptible to upset and degradation from radiation and more information is needed on how they respond to radiation before they can be used in space. Only a limited number of advanced microprocessors have been subjected to radiation tests, and the majorities have been older device types which are designed with much larger feature sizes and higher operating voltages than modern devices [1-7].

The research in this paper was carried out at the Jet Propulsion Laboratory, California Institute of Technology, under contract with the National Aeronautics and Space Administration (NASA), under the NASA Electronic Parts and Packaging Program, Code Q.

F. Irom is with the Jet Population Laboratory, California Institute of technology Pasadena, CA 91109 (telephone: 818-354-7463, e-mail: farokh.irom@jpl.nasa.gov.

F. F. Farmanesh is with the Jet Population Laboratory, California Institute of technology Pasadena, CA 91109 (telephone: 818-353-5498, e-mail: farhad.f.farmanesh@jpl.nasa.gov.

A basic method for improving the SEU immunity without degrading the performance is to reduce the SEU-sensitive volume. This can be accomplished through the use of silicon-on-insulator (SOI) substrates. For SOI processes the charge collection depth for normally incident ions is reduced by more than an order of magnitude compared to similar processes fabricated on epitaxial substrate. Because of the much smaller charge collection depth, the single-event upset (SEU) sensitivity of SOI devices is expected to be much better. However, other factors, such as lower operating voltages, reduced junction capacitance and amplification by parasitic bipolar transistors [8] may limit the degree of improvement in SEU sensitivity that can be obtained with commercial SOI processors. An early study of charge collection by Massengill, et al. [9], as well as more recent work on the sensitivity of SOI structures with no body ties to neutrons and alpha particles [10, 11] have shown that charge multiplication by the parasitic bipolar structure increases the collected charge by as much as a factor of ten compared to charge deposited by the primary particle interaction.

Commercial microprocessors with the PowerPC architecture are now available that use partially depleted silicon-on-insulator processes to improve performance. This paper examines SEU effects in advanced SOI processors from two manufacturers, comparing the results with advanced processors that use conventional isolation methods from each manufacturer. Results are presented for SOI processors with feature sizes of 0.18 and 0.13 μm.

II. DEVICE DESCRIPTIONS

The PowerPC 750 was co-designed by IBM and Motorola. It is a 64-bit processor that has evolved into improved versions (with different numerical designations) during the last five years, taking advantage of manufacturing improvements that have allowed the feature size and internal operating voltage to be reduced, as well as an increase in the overall functionality. We previously reported SEU measurements on earlier generation PowerPC 750 microprocessors from both manufacturers [1].

Commercial manufacturers have shown interest in using SOI technology for fabricating low-power, high-performance microprocessors. The Motorola PowerPC 7455 and IBM PowerPC 750FX are the first generation of the PowerPC

family, which are fabricated with SOI technology. They are partially depleted and no body ties. The Motorola device has a feature size of 0.18 μm with a silicon film thickness of 110 nm and internal core voltage of 1.6 V. A low power version of this processor operates with internal core voltage of 1.3 V. The IBM part is fabricated with a more scaled process, using a feature size of 0.13 μm, silicon film thickness of 117 nm and core voltage of 1.4 V [12]. Both devices are packaged with "bump bonding" in flip-chip ball-grid array (BGA) packages. Recently, a more advanced version from Motorola, with a feature size of 0.13 μm, silicon film thickness of 55 nm and internal core voltage of 1.3 V, has been announced. SEU measurements with this device provide a direct comparison of the effects of scaling and process changes for current SOI processes with regard to radiation hardness for devices from a single manufacturer.

Table I summarizes the recent SOI generation of the PowerPC family. The feature size is reduced from 0.18 to 0.13 μm, with core voltage reduced from 1.6 to 1.3 V. The die size ranges from 34 to 106 mm^2, and transistors count ranges from 33 to 58 million.

Table I Comparison of Motorola and IBM SOI PowerPC Family of Advanced Processors.

Device	**Feature Size (μm)**	**Die Size (mm^2)**	**Film Thickness (nm)**	**Core Voltage (V)**
Motorola 7455	0.18	106	110	1.6
Motorola 7455*	0.18	106	110	1.3
Motorola 7457	0.13	98	55	1.3
IBM 750FX	0.13	34	117	1.4

* This is a special low power version of the Motorola SOI PowerPC 7455.

III. EXPERIMENTAL METHODS

Radiation testing was done at the Texas A&M cyclotron, irradiating devices from the back of the wafer (package top), correcting the LET to account for energy loss as the beam traversed the silicon.

The test methodologies used to measure the upsets errors in the registers and D-cache are described in [1, 13, and 14] in details. Tests were performed on two to three parts for each processor type.

In testing the register, the processor performs a one-word instruction infinite loop interrupted briefly every half-second to write a register snapshot to a strip chart in the physical memory. After the irradiation has ended, an external interrupt triggered a reporting routine to download the strip chart and compared the register contents with the pattern initially loaded, and counted state changes in the register.

A more complex method was required to examine errors in the L1 cache. Upsets in the cache were counted with special post beam software. The cache was initialized under specified conditions prior to irradiation and then disabled. Then a clearly recognizable pattern, designed to be distinctly different from contents of the cache, was placed in the external memory space covered by the cache. Comparing the cache contents after irradiation provided verification of the cache contents. Tag upsets, as well as upsets of the data valid flag, were detected by monitoring the distinctly different pattern. The tag and data valid upsets were thus distinguished and counted separately from upsets of the data bits themselves.

IV. TEST RESULTS

A. Register Tests

Motorola Processors

Fig.1 displays results of cross section measurements for the Motorola SOI PowerPCs 7455 (feature size 0.18 μm) registers [sum of Floating Point Registers (FPR), General Purpose Registers (GPR), and Special Purpose Registers (SPR)] for "0" to "1" and "1" to "0" transitions. Note the pronounced asymmetry in the response. There is no SEU for "1" to "0" transitions up to LET of 6 MeV- cm2/mg. The cross sections for the two logic directions are also different.

We repeated SEU measurements on a special version of Motorola PowerPC 7455 that operates with a lower internal core voltage specification of 1.3 V. The asymmetry in registers was more pronounced.

Recently, we measured SEU on a new advanced version of the SOI processor from Motorola, the PowerPC 7457. This processor has a feature size of 0.13 μm and internal core voltage of 1.3V. Similar asymmetry was observed for this processor.



Fig. 1 Heavy-ion cross-sections for registers (FPR+GPR+SPR) of the Motorola SOI PowerPC 7455 for "1" to "0" and "0" to "1" upsets.

IBM Processors

A similar asymmetry was observed between "0" to "1" and "1" to "0" upsets for the IBM SOI PowerPC registers (FPR+GPR+SPR), although the asymmetry was reversed

(worst for “1” to “0” upsets) compared to results for the SOI processor from Motorola. Fig. 2 shows the results. The saturated cross section for “1” to “0” upsets is 7 x 10-9 cm2/bit. It is interesting to note that asymmetry was barely evident in register tests of the Motorola PowerPC 7400 processor, which has a bulk substrate, as shown in figure 3. The same test approach was used for both types of processors. The saturated cross section of the SOI processor is about 10-8 cm2/bit, which is about an order of magnitude lower than that of CMOS epi PowerPC 7400, whose feature size is nearly the same as that of the 7455 SOI version. Similar differences in cross section between SOI and bulk technology devices were reported in [15] and [16].



Fig. 2 Heavy-ion single-event-upset cross-section for the registers (FPR+GPR+SPR) of the IBM750FX SOI PowerPC for “1” to “0” and “0” to “1” upsets.



Fig. 3 Heavy-ion single-event-upset cross-section for the Registers (FPR+GPR+SPR) of the Motorola PowerPC 7400 for “1” to “0” and “0” to “1” (older bulk processor, not SOI).

B. Cache Tests

Figure 4 displays results of cross section measurements for the Motorola SOI PowerPC D-Cache for “0” to “1” transitions along with results for the two bulk processors. Even though the G4 processor has a much smaller feature size than the PowerPC 750 (as well as lower core voltage), the threshold LET is likely not very different. The cross section of the G4 is slightly lower, which is consistent with the reduced cell area. These results suggest that scaling between 0.3 and 0.2 µm feature size has little effect on SEU sensitivity.

The LET threshold of the SOI processor is about 1 MeV-cm2/mg, and appears to be slightly lower than the LET threshold of the bulk processors. That result is somewhat surprising. The saturation cross section of the SOI is more than an order of magnitude lower than that of the bulk processors. These differences between the bulk and SOI processors will be discussed further in Section V. The large number of storage locations within the data cache allows more statistically significant numbers of be measured, decreasing the error bars due to counting statistics. For the data points where statistical error bars are not shown, they are smaller than the size of the plotting symbols. The cross section for “1” to “0” transitions is the same as that for “0” to “1” transitions.



Fig. 4 Comparison of the heavy-ion single-event-upset cross-section for the data cache bits transitions from “1” to “0” of the Motorola SOI PowerPC to those of the PowerPC 750 and 7400 (G4).

Recent measurements of the D-cache SEU on the SOI PowerPC 7457 show that, similar to the previous D-cache SEU measurements, the cross section for “1” to “0” transitions is the same as that for “0” to “1” transitions. Fig. 5 compares results of the D-cache for the Motorola 7457 with results for the PowerPC 7455. It is somewhat surprising that the SEU results for the two SOI processors are so similar, given the difference in feature size and core voltage. Similar agreement was observed between D-cache results for the IBM PowerPC 750FX and the Motorola PowerPC 7455 [13]. These results suggest that scaling between 0.18 and 0.13- µm feature size has little effect on SEU sensitivity. However, this trend may not continue as device sizes and core voltages are changed to even lower values.



Fig. 5 Heavy-ion single-event-upset cross-section for the D-cache of the Motorola 7455 and 7457 PowerPC's.

We also repeated SEU measurements on a special version of the Motorola PowerPC 7455 that operates with lower internal core voltage specification, of 1.3 V. Fig. 6 compares the result of the measurements on the Motorola PowerPC 7455 with core voltage of 1.6 V [13] with the results of the Motorola PowerPC 7455 with a core voltage of 1.3 V [14]. There is no change in SEU cross section for D-cache.



Fig. 6 Comparison of the heavy-ion single-event-upset cross-section for the D-cache of the Motorola 7455 with two different internal core voltages.

V. . DISCUSSION

The main advantage of SOI is marked reduction in the thickness of the silicon region for charge collection. To first order, this should decrease the collected charge by more than an order of magnitude compared to bulk/epi devices with equivalent feature size, increasing the threshold LET by at least a factor of ten. However, charge amplification from the parasitic bipolar transistor that is inherent in partially depleted SOI increases the charge by a significant factor. Although the charge amplification effect can be reduced by adding body ties to the structure that increases the area. Neither of the SOI processors in our studies uses body ties.

Feature sizes, silicon film thickness and internal core voltages are critical factors for single-event upset in SOI. Reduction in feature size and core voltage should reduce the SEU sensitivity. Decreasing the silicon film thickness increases bipolar gain, and reducing the internal core voltage limits the degree of improvement in SEU sensitivity that can be obtained with commercial SOI processors. Table I shows the feature sizes, film thickness, and internal core voltages for the SOI generations of the PowerPC family.

Scaling for high-performance technologies depends heavily on reducing feature size, but also requires a reduction in power supply voltage [17]. Considerable work has been done showing that the critical charge for scaled devices is expected to be lower for more advanced devices [18]. This often leads to the conclusion that single-event upset will be far more severe for highly scaled devices. However, this has not been observed for high-performance devices such as microprocessors [19]. Other factors cause less charge to be collected as devices are scaled to smaller feature size. As discussed in the Introduction, the threshold LET of commercial processes has changed very little with scaling, and is only slightly influenced by the concerns of mainstream manufacturers with atmospheric radiation. However, the saturation cross-section has steadily decreased with smaller feature size. Fig. 7 shows how the cross section for D-cache has changed over several generations of the PowerPC family. [The abscissa is a logarithmic (base 2) inverse of scale reflecting the approximate doubling of feature size over various generations of CMOS devices.] The dashed lines show a slope of minus one half, reflecting the assumed dependence of area on the square of the feature size. There is a decrease of nearly a factor of ten in cross section with the transition to SOI processes. The gate and drain area of transistors in the IBM cache (provided by the manufacturer) are shown for comparison. The total cross section is slightly less than the sum of the areas of the drain and gate, which agrees with results obtained by the Sandia group in micro beam studies of devices from their SOI process, with 0.35 μm feature size [20].



Fig. 7 Scaling trends for upset in D-cache (and basic SRAM designs) for PowerPC processors.

Silicon film thickness is a critical factor in SOI single-event upset. From the standpoint of electrical device design, there is a tradeoff between bipolar gain and the history effect (which causes switching waveforms to depend on previous switching waveforms). The history effect can be reduced by decreasing film thickness, but that increases bipolar gain. IBM has determined that a film thickness of 117 nm is an optimum design point [12, 21]. The film thickness of the Motorola 7455 was found to be 110 nm. Thus, the film thicknesses of the two SOI processors in the present study are very similar. However, the feature size of the IBM device is much smaller – 0.13 µm - compared to the 0.18 µm feature size of the Motorola device. Thus, it is somewhat surprising that the single-event upset results for the two SOI processors are so similar, given the difference in feature size and core voltage.

Fig. 5 displays the comparison of D-cache measurements for the Motorola 7457 and 7455. There is a very good agreement between the data. Also, there is a good agreement between these data with D-cache result of the Ref. 13 for IBM 750FX. The similarity between D-cache results of the Motorola 7457 and IBM 750FX is somewhat surprising. The feature size and core voltage of two processors are the same. However, the film thickness of the Motorola 7457 is much smaller - 55 nm – compared to the 117 nm film thickness of the IBM 750FX. These results might suggest that scaling between 0.18 and 0.13- µm feature size has no change in bipolar gain sensitivity. A similar conclusion is reported in [22].

Fig. 6 compares SEU cross-sections for the PowerPC D-cache operated with two different internal core voltages (1.6 and 1.3 V). Clearly there is good agreement between the two sets of data; however, one might expect the data set for the lower core voltage specification to have the larger cross section because of noise.

Charge collection will be lower when feature sizes are reduced below about 0.25 µm, because the lateral distribution of charge from the ion track of a highly energetic ion (i.e. galactic cosmic ray) will extend beyond the active area. The decreased junction area and lower voltage (required from scaling laws) both contribute to the reduced charge collection. This suggests that charge collection efficiency may be one of the reasons that the overall SEU sensitivity of advanced processors is only slightly affected by scaling. The decrease in critical charge is compensated by smaller area, along with decreased charge collection efficiency.

Although it is useful and instructive to make comparisons of single-event upset results as microprocessors within a given family evolve, one must remember that these are complex devices, not test structures. Other factors in the processor design may also affect the way that different processors in the series respond to radiation. There are also different requirements for various registers and functions within the device. For example, access time is a critical requirement for on-board cache, but cache single-event upset results may not be representative of other types of registers within the device.

The combination of the transition to SOI technology and the decrease in feature size reduces the error rate in deep space by more than a factor of 30 compared to error rates calculated for the Motorola PowerPC 750 (bulk/epi substrate with 0.29 µm feature size) [1]. The error rate in deep space (solar minimum) decreases from 10-6 to 3 x 10-8 errors per bit day, and would be approximately halved by taking the asymmetric cross section into account. That is a significant reduction.

VI. Conclusion

This paper presents the results for high-performance commercial microprocessors that are fabricated with SOI processes. Even though the silicon film thickness is below 0.2 µm, the threshold LET values of the SOI processors are nearly the same as those of bulk/epi processors from the same manufacturers, indicating that little improvement in SEU sensitivity has resulted from the move to SOI technology. There is not a change in SEU cross section for the SOI processors with feature sizes of 0.13 and 0.18- µm. These results suggest that scaling between 0.18 and 0.13- µm feature size has little effect on SEU sensitivity. However, one might expect to see reduction in saturated cross section when there is a drastic change in feature size e.g. 0.06 µm (next generation of SOI). For SOI processors with the same feature size and silicon film thickness, but with different internal core voltage specifications, no significant changes were observed in upset rates. The upset rates of these devices are low enough to allow their use in space applications where occasional upsets can be tolerated.

Acknowledgment

The authors gratefully acknowledge A. H. Johnston and G. M. Swift for helpful discussions.

References

[1] G. M. Swift, F.F. Farmanesh, S.M. Guertin, F. Irom, and D. G. Millward, “Single-Event Upset in the Power PC750 Microprocessor,” IEEE Trans. Nucl. Sci., 48(6), pp. 1822-1827 (2001).

[2] R. Velazco, S. Karoui, T. Chapuis, D.Benezech, and L.H. Rosier, “Heavy Ion Test Results for the 68020 Microprocessor and the 68882 Coprocessor,” RADECS 91 Proceedings, pp. 445-449.

[3] F. Estreme, et al., “SEU and Latchup Results for SPARC Processors,” 1993 IEEE Radiation Effects Data Workshop, pp. 13-19..

[4] A. Moran, et al., “Single Event testing of the INTEL 80386 and the 8046 Microprocessor,” RADECS95 Proceedings, pp. 263-269.

[5] F. Bezerra and J. Kuitunen, “Analysis of the SEU Behavior of PowerPC 603R under Heavy Ions,” 2003 RADECS Conference Data Workshop Record.

[6] F. Bezerra, et al., “Commercial Processor Single Event Tests,” 1997 RADECS Conference Data Workshop Record, pp. 41-46.

[7] D. M. Hiemstra and A. Baril, “Single-Event Upset Characterization of the Pentium MMX and Pentium II Microprocessors Using Proton Irradiation,” IEEE Trans. Nucl. Sci., 46(6), pp. 1453-1460 (1999).

[8] J. P. Colinge, “Silicon-on-Insulator Technology: Overview and Device Physics,” 2001 IEEE Nuclear and Space Radiation Effects Conference Short Course, Vancouver, Canada.

[9] L. W. Massengill., D. V. Kerns,Jr., S. E. Kerns, and M. L. Alles, “Single-Event Charge Enhancement in SOI Devices,” IEEE Elect. Dev. Lett., 11(2), pp. 98-99 (1990).

[10] K. Mistry, et al., “Parasitic Bipolar Gain Reduction and the Optimization of 0.25 m Partially Depleted MOSFETs,” IEEE Trans. Elect. Dev., 46(11), pp. 2201-2209 (1999).

[11] S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walsta, and C. Dai, "Impact of CMOS Process Scaling and SOI on the Soft Error Rates of Logic Processes," 2001 Symp. on VLSI Technology, pp. 73-74.

[12] P. Smeys, et al., "A High Performance 0.13µm SOI CMOS Technology with Cu Interconnects and Low-k BEOL Dielectric," 2000 Symp. On VLSI, pp. 184-185.

[13] F. Irom, F. H. Farmanesh, A. H. Johnston, G. M. Swift, and D. G. Millward, "Single-Event Upset in Commercial Silicon-on-Insulator PowerPC Microprocessors," IEEE Trans. Nucl. Sci. 49(6), pp. 3148-3155 (2002).

[14] F. Irom, F. H. Farmanesh, A. H. Johnston, G. M. Swift, and G. L. Yoder, "Single-Event Upset in Evolving Commercial Silicon-on-Insulator Microprocessor Technologies," IEEE Trans. Nucl. Sci. 50(6), pp. 2107-2112 (2003).

[15] C. Brothers, et al., "Total-Dose and SEU Characterization of 0.25 Micron CMOS/SOI Integrated Circuit Memory Technologies," IEEE Trans. Nucl. Sci., 44(6) pp. 2134-2139 (1997).

[16] G. Gasiot, et al., "Comparison of the Sensitivity to Heavy Ions of 0.25 µm Bulk and SOI Technologies," IEEE Trans. Nucl. Sci., 49(3), pp. 1450-1455 (2002).

[17] B. Davari, R.H. *Dennard, G.G. Shahidi*, "CMOS scaling for high performance and low power-the next ten years," Proceeding of the IEEE, **83**(4), pp. 595-606 (1995).

[18] E. L. Peterson et al., "Calculations of Cosmic-Ray Induced Upset and Scaling in VLSI Devices," IEEE Trans. Nucl. Sci., 49(6), pp. 2055 (1982).

[19] A.H. Johnston, "Radiation Effects on Advanced Microelectronics Technologies," IEEE Trans. Nucl. Sci., 45(3), pp. 1339 (1998).

[20] P. E. Dodd, et al., "SEU Sensitive Volumes in Bulk and SOI SRAMs from First-Principles Calculations and Experiments," IEEE Trans. Nucl. Sci., 48(6), pp. 1893-1903 (2001).

[21] S. K. H. Fung, et al., "Controlling Floating Body Effects for 0.13 µm and 0.10 µm SOI CMOS," 2000 IEDM Technical Digest, pp. 231-234.

[22] V. Ferlet-Cavrois et al., "Characterization of Parasitic Bipolar Amplification in SOI Technologies Submitted to Transient Irradiation," IEEE Trans. Nucl. Sci. 49(3), pp. 1456-1461 (2002).